Abstract-Embedded systems are increasingly synthesized today as systems-on-a-chip (SOCs), wherein existing functional blocks (also called cores) are used to implement different functions in the system specification. Emphasis during system synthesis is usually on optimizing one or more objectives such as price, area, performance and power. Testability enhancement of the SOC solution so obtained follows as a postprocessing step to enable the application of precomputed test sequences to each embedded core and observe its responses. Unfortunately, performing test modifications after the SOC design has been optimized for target design constraints does not preserve the optimality of the solution obtained. In this paper, the authors present the first system-level synthesis for testability framework that integrates testability considerations into the synthesis process. Their work incorporates finite-state automata (FSA)-based symbolic testability analysis within the framework of an existing multiobjective optimization-based system synthesis tool to provide a viable solution. The experimental results show that the use of FSA-based testability analysis facilitates low test overheads and test application times without sacrificing the test coverage of the embedded cores. System synthesis through the integrated framework for a number of examples indicates that efficient SOC architectures, which tradeoff different architectural features such as integrated circuit price, power consumption, and area under real-time constraints, can now be easily generated with low testability costs.
wire choices are available, because only the look-up table needs to be reconstructed for different choices of wire sizes. The look-up table is constructed very efficiently since every buffer-to-buffer delay is computed incrementally and only once. In other words, as the number of wire sizes increases, the new method is able to gain reduction in delay without need of dramatically increasing computing resources.
In Table II , we compare our SP-Routing algorithm with the original DP-Routing algorithm. Table II shows the results for the same routing areas in Table I . Buffer insertion and wiresizing are performed simultaneously. Dynamic programming is used to construct the look-up tables. The look-up tables for buffer-to-buffer delays for these test cases are efficiently constructed within 20 s. The technique mentioned in Section III for reducing the size of the BP-graph is implemented in our program.
From the table, our method consistently outperforms the original DP-Routing algorithms. With wiresizing, the sizes of the subsolution sets for dynamic programming increase significantly. Furthermore, the same subsolutions are scattered among different nodes in the grid graph, increasing both runtime and space usage. In contrast, our SP-Routing algorithm uses a look-up table to avoid storing identical subsolutions and is more efficient than dynamic programming. Dynamic programming-based methods are resource intensive if wiresizing is performed simultaneously. Note that in Table II both methods generate the same minimum delay for the buffered path in the test circuits.
We have proposed a new shortest path formulation of the Maze Routing with Buffer Insertion and Wiresizing problem. Routing constraints such as wiring obstacles and restrictions on buffer locations are incorporated in this formulation. We showed that finding a buffered minimum delay path is equivalent to finding a shortest path in the BP-graph. We also provided a technique to improve runtime and storage requirement. Experiments show that this formulation provides time and space performance improvements over previously proposed dynamic programming based methods.
Comments on "Filling Algorithms and Analyses for Layout Density Control"
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Abstract-Theorem 2 of the above-mentioned paper presents layout density bounds for any fixed -dissection -bywindow given the layout density of at least and at most for all -by-windows whose bottom left corners are at points ( ( ) ( )), = 0 1 . . .
(( ) 1) on an -by-layout plane. However, the bounds are not tight for certain combinations of ( ) and . Here, the authors present an approach to obtaining the tight lower and upper bounds for all possible combinations of ( ) and .
Index Terms-Chemical-mechanical polishing, density control, design for manufacturability, dummy features.
I. INTRODUCTION
Theorem 2 of the above-mentioned paper 1 presents an approach to the extremal-layout-density analysis for a very large scale integration (VLSI) design. The analysis finds the regions whose layout (area or pattern) densities are not large enough to achieve an effective use of chemical-mechanical polishing (CMP) processes for planarizing wafer surfaces. If the layout density of a region is not sufficient, dummy features are filled in it to bring its density to a certain value. This procedure is called tiling.
The key to tiling is to determine the amount and location of dummy features to place into a chip layout. This in turns depends on the CMP models used for tiling. The simple model used 1 is derived from the observation that interlevel dielectric (ILD) thickness is directly proportional to local pattern density for a small region usually ranging from 50 by 50 to 500 by 500 m 2 . Physical design rules hence prescribe that local pattern density on a layer should be bounded within a certain range. This model cannot account for the cumulative effect in a multilayer process. More complex models such as those used in [1] and [2] are based on analytical modeling of CMP processes, which allows tiling to vary both the local tile density and dummy feature insertion location to account for the cumulative effect in a multilayer process.
With these advanced models, layout density upper and lower bounds are not important. Instead, effective layout density [3] is employed to predict ILD thickness after CMP processes. Details about CMP modeling and its relations to a tiling approach can be found in [1] - [4] .
As an approach to computing the density upper and lower bounds for any fixed r-dissection w 2 w window, Theorem 2 Suppose all w 2 w-size windows with bottom-left corners at points (i(w=r); j(w=r)), for i, j = 0; 1; . . . ; r((n=w) 01), have area density at least L and at most U . Then any w 2 w window has density at least L 0(1=r)+1=(4r 2 ) and at most U + (1=r) 01=(4r 2 ) , and these bounds are tight.
II. TIGHT LOWER AND UPPER BOUNDS
To obtain the tight lower and upper bounds for all possible combinations of U (L) and r, we consider the four windows LL, LR, U L, and U R that cover the underlying window CN as shown in Fig. 1 . 
Proof: We divide the area of the five windows into the regions bounded by the solid lines shown in Fig. 1 . Then
To compute the tight lower bound for C N , we must minimize the layout density in the regions covered by C N . When any of the windows LL, LR, U L, and U R is used to derive the lower bound for C N , an amount of density as large as possible must be allocated to the regions not covered by C N . The remaining density after this allocation is successively allocated to the regions covered by as many windows as possible. Therefore, we can allocate the layout density of LL to the regions in LL as follows. 
Performing the same task for LR, U L, and U R for each individual case and using the relations obtained here, we can derive (1)- (4), respectively.
Because maximizing the layout density of C N is equivalent to minimizing the empty area in C N , we can use the above approach to deriving the lower bound for the empty area in C N . This is equivalent to computing the tight upper bound for the layout density of C N .
The bounds given by (2) and (6) more complete, the multilevel analysis algorithm in Section II.C 1 is still a faster and better approach to the extremal-layout-density analysis.
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I. INTRODUCTION
Most embedded systems are designed today as core-based systems-on-a-chip (SOCs) that use standard implementations for different functions (also called cores) to provide the desired functionality. Such a design process provides short design times through the reuse of existing cores and removes the onus of fine-tuning or optimizing individual subsystems from the system designer. However, a wide range of cores is available in the industry from different core vendors for implementing a simple subsystem. Since the design process must determine a system that achieves low cost, compact size, high performance, and low-power consumption, from the design space defined by the set of cores and the set of tasks that need to execute on them, designers resort to system synthesis. System synthesis takes in a system specification and a core database as inputs, and outputs a set of architectures that meets a set of target design constraints.
A. State-of-the-Art in SOC Synthesis and Testing
System synthesis is a well-researched problem in the literature [1] . Optimal synthesis of embedded system architectures is an intractable problem. A number of algorithms have been developed to tackle large and small instances of this problem. Optimal mixed integer linear programming and exhaustive exploration-based approaches [2] - [4] can handle small problem instances, while iterative improvement methods [5] , constructive algorithms [6] , [7] , simulated annealing [8] , and genetic algorithms [9] , [10] are known to work well with larger problem instances. Recently, a multiobjective core-based SOC synthesis package called MOCSYN [11] was developed to consider a number of issues unique to core-based SOCs. MOCSYN's use of clock selection, block placement-based communication delay estimation, and arbitrary bus topology generation within the framework of a genetic algorithm, allows it to solve the core-based synthesis problem in an efficient manner. Optimization parameters for MOCSYN include one or more of integrated circuit price, power consumption, and area. These parameters are optimized under real-time constraints.
None of the system synthesis approaches incorporate testability considerations during design space exploration. Test insertion and test generation for the system are considered in the postsynthesis phase wherein, traditionally, boundary scan or test bus structures have been used to provide test access to the embedded cores from the system inputs and outputs [12]- [14] . More recent approaches reuse existing system functionality for test access (the notion of core transparency)
[15]-[17], whenever possible, and then add test structures on an as-needed basis. Irrespective of the approach, adding test structures modifies the characteristics (area, performance, and power) of the entire design. This only means that the "optimality" of an SOC design determined as a result of system synthesis need no longer hold after test additions.
B. Paper Overview
The observation that testability considerations must be integrated with the synthesis process has been made at the lower levels of the design hierarchy. Many synthesis for testability approaches exist in the literature [18] that operate at the behavior, register-transfer, and logic levels. In this paper, we provide a framework (called MOCSYN-T) that fills in the need for addressing synthesis for testability at the system level. MOCSYN-T combines the synthesis flow of MOCSYN [11] with the symbolic testability analysis environment of [17] so that testability costs are considered along with other design parameters during synthesis. During synthesis, the testability costs of an architecture are evaluated to not only determine the test application times of the system under test, but also the overheads to the other design parameters (area, delay, and power). Therefore, our framework provides an effective way to tradeoff individual architectural features while factoring in their interplay. Experimental results indicate that the integrated SOC synthesis framework can output a highly efficient set of architectures compared to the conventional style of performing test modifications postsynthesis.
The rest of the paper is organized as follows. Section II quantitatively motivates the gains of system test synthesis with some examples.
